index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Convolution Reverse engineering Cryptography Sensors Power demand Magnetic tunnel junction Simulation Voltage Gem5 Internet of Things Countermeasures RSA Power-constant logic Circuit faults Dual-rail with Precharge Logic DPL Neural networks Random access memory FDSOI OCaml Reliability Side-Channel Analysis SCA Image processing Fault injection Application-specific VLSI designs Linearity Logic gates Switches Loop PUF ASIC Side-Channel Attacks Field Programmable Gates Array FPGA EMFI Countermeasure Hardware security Writing Receivers Fault attacks Estimation Formal proof Side-channel attacks SCA Security services Security and privacy Confusion coefficient Dynamic range Filtering Memory Controller Protocols SCA Magnetic tunneling Computational modeling Intrusion detection Signal processing algorithms Formal methods AES Defect modeling Side-Channel Analysis Masking Elliptic curve cryptography Differential Power Analysis DPA Resistance Machine learning Randomness Embedded systems GSM Field programmable gate arrays 3G mobile communication Robustness Reverse-engineering MRAM Process variation Information leakage Security Side-channel analysis Mutual Information Analysis MIA Transistors Asynchronous CRT Costs Coq Lightweight cryptography Hardware PUF Routing Fault injection attack Aging FPGA STT-MRAM Side-channel attacks Electromagnetic Training DRAM Temperature sensors Differential power analysis DPA Authentication TRNG Energy consumption SoC Side-channel attack Masking countermeasure CPA

 

Documents avec texte intégral

217

Références bibliographiques

435

Open access

41 %

Collaborations