P. Brisk, A. Kaplan, and M. Sarrafzadeh, Area-efficient instruction set synthesis for reconfigurable system-on-chip designs, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.395-400, 2004.
DOI : 10.1145/996566.996679

C. Chavet, C. Andriamisaina, P. Coussy, E. Casseau, E. Juin et al., A design flow dedicated to multi-mode architectures for DSP applications, 2007 IEEE/ACM International Conference on Computer-Aided Design, pp.604-611, 2007.
DOI : 10.1109/ICCAD.2007.4397331

URL : https://hal.archives-ouvertes.fr/hal-00167927

L. Chiou, S. Bhunia, and K. Roy, Synthesis of application-specific highlyefficient multi-mode systems for low-power applications, DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, p.10096, 2003.

J. Cong and W. Jiang, Pattern-based behavior synthesis for FPGA resource reduction, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays , FPGA '08, pp.107-116, 2008.
DOI : 10.1145/1344671.1344688

B. Le, G. , and E. Casseau, Automated multimode system design for high performance DSP applications, EURASIP, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00389862

B. Gorjiara and D. Gajski, Automatic architecture refinement techniques for customizing processing elements, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.379-384, 2008.
DOI : 10.1145/1391469.1391571

M. Hutton, J. Schleicher, D. Lewis, R. Yuan-bruce-pedersen, S. Kaptanoglu et al., Improving fpga performance and area using an adaptable logic module, 14th International Conference on Field-Programamble Logic, 2004.

. Lab-sticc, GAUT high-level synthesis tool -from C to RTL

P. Mishra and N. Dutt, Processor Description Languages, 2008.

N. Moreano, E. Borin, C. Cid, G. De-souza, and . Araujo, Efficient datapath merging for partially reconfigurable architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.24, issue.7, pp.969-980, 2005.
DOI : 10.1109/TCAD.2005.850844

C. Siska, A processor description language supporting retargetable multi-pipeline DSP program development tools, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210), pp.31-36, 1998.
DOI : 10.1109/ISSS.1998.730593

J. Stephenson and P. Metzgen, Logic optimization techniques for multiplexors, Mentor user2user conference, 2004.

C. Wolinski and K. Kuchcinski, Erwan Raffin, and François Charot. Architecture-driven synthesis of reconfigurable cells, DSD, pp.531-538, 2009.