K. Albers and F. Slomka, An event stream driven approximation for the analysis of real-time systems, Proceedings. 16th Euromicro Conference on Real-Time Systems, 2004. ECRTS 2004., pp.187-195, 2004.
DOI : 10.1109/EMRTS.2004.1311020

S. Baruah and N. Fisher, The Partitioned Scheduling of Sporadic Real-Time Tasks on Multiprocessor Platforms, 2005 International Conference on Parallel Processing Workshops (ICPPW'05)
DOI : 10.1109/ICPPW.2005.83

E. Bini and G. C. Buttazzo, Measuring the performance of schedulability tests. Real-Time Systems, pp.129-154, 2005.

D. Bach, M. Bui, L. Caccamo, J. Sha, and . Martinez, Impact of cache partitioning on multi-tasking real time embedded systems, Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, pp.101-110, 2008.

G. C. Buttazzo, Hard Real-time Computing Systems: Predictable Scheduling Algorithms And Applications (Real-Time Systems Series)
DOI : 10.1007/0-387-27578-9

H. Cass, L. Fraud, C. Rochange, and P. Sainrat, Using the abstract interpretation technique for static pointer analysis, ACM SIGARCH Computer Architecture News, vol.27, issue.1, pp.47-50, 1999.
DOI : 10.1145/309758.309780

I. Robert, A. Davis, and . Burns, A survey of hard real-time scheduling for multiprocessor systems, Journal of Soviet mathematics, vol.1, pp.590-669, 2010.

D. Hardy, T. Piquet, and I. Puaut, Using bypass to tighten wcet estimates for multi-core processors with shared instruction caches, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium , RTSS '09, pp.68-77, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00380298

D. Hardy and I. Puaut, WCET analysis of instruction cache hierarchies, Journal of Systems Architecture, vol.57, issue.7, 2011.
DOI : 10.1016/j.sysarc.2010.08.007

URL : https://hal.archives-ouvertes.fr/hal-00639454

K. Jeffay, D. F. Stanat, and C. U. Martel, On non-preemptive scheduling of period and sporadic tasks, [1991] Proceedings Twelfth Real-Time Systems Symposium, pp.129-139, 1991.
DOI : 10.1109/REAL.1991.160366

Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury, Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores, 2009 30th IEEE Real-Time Systems Symposium, pp.57-67, 2009.
DOI : 10.1109/RTSS.2009.32

J. Liedtke, H. Härtig, and M. Hohmuth, Os-controlled cache predictability, Proceedings of the 3rs IEEE Real-time Technology and Applications Symposium (RTAS), 1997.

M. Paolieri, E. Quiones, J. Francisco, . Cazorla, I. Robert et al., Ia3: An interference aware allocation algorithm for multicore hard real-time systems, 17th IEEE RealTime and Embedded Technology and Applications Symposium, pp.280-290, 2011.

J. E. Sasinowski and J. K. Strosnider, A dynamic programming algorithm for cache memory partitioning for real-time systems, IEEE Transactions on Computers, vol.42, issue.8, pp.997-1001, 1993.
DOI : 10.1109/12.238493